SinoTechIntel Academic Portal
Official PDF TranslationFrontiers of Information Technology & Electronic Engineering

Vina-FPGA2: a high-level parallelized hardware-accelerated molecular docking tool based on the inter-module pipeline

Authors: Ming LING; Shidi TANG; Ruiqi CHEN; Xin LI; Yanxiang ZHU

DOI: 10.1631/FITEE_2400941Status: Verified Translated Edition
Sponsored AdvertisementAd Placement Area
reCAPTCHA Bot Shield Active

Preparing Secure Academic Download

Verifying human reader & generating high-resolution document...

Verifying Document Integrity15s remaining
← Back to Article
Protected by Google reCAPTCHA v3.PrivacyTerms
Sponsored ContentAdSense In-Feed Ad Slot

Key Findings in This Report

• Vina-FPGA2 introduces an inter-module pipeline design that overcomes the irregular computation bottlenecks of AutoDock Vina, achieving significant performance gains. • It exploits task-level independence and a reinforcement learning-based resource allocation solver for efficient hardware implementation on FPGA. • On Xilinx UltraScale XCKU060, Vina-FPGA2-Enhanced achieves 12.6× speedup over CPU and 3.3× improvement over Vina-FPGA. • Compared to Vina-GPU, Vina-FPGA2 improves energy efficiency by 7.2×, making it a compelling low-power accelerator for molecular docking.
Download Full PDF: Vina-FPGA2: a high-level parallelized hardware-accelerated molecular docking tool based on the inter-module pipeline | SinoTechIntel | SinoTechIntel