• MgO tunnel barrier engineering reduces MTJ switching voltage while expanding write margin.
• Achieved 85% array yield with sub-ppm bit error rates at low RA of 7 Ω·μm².
• Process optimization enables low-power operation compatible with advanced CMOS nodes.
• Enhanced write endurance and reliability for high-density STT-MRAM applications.