SinoTechIntel Academic Portal
Open AccessDOI: 10.1088/1674-4926/25040035Original Research

Progress and trends of low-jitter fractional-N PLL

Jun Yin¹,Haoran Li¹,Xiaoqi Lin¹,Rui P. Martins¹,Pui-In Mak¹

Institute of Microelectronics, University of Macau, Macao, China

Read Executive PreviewQuick FAQ
Published In
Academic Research Journal
Published:January 15, 2025Edition:Vol. 32, Issue 4 • pp. 100-112Citation:Jun Yin et al. (2025), Academic Research Journal
Impact FactorPeer-Reviewed Core
Sponsored Research Partner

Key Takeaways & Executive Findings

  • • Fractional-N PLLs suffer from quantization error (Q-error) that induces quantization noise and fractional spurs, degrading output jitter. • Techniques such as offset PFD-CP and enhanced DSM (ENOP) can suppress fractional spurs and noise folding, achieving low jitter. • Small loop bandwidth and large CP current are required to filter quantization noise and lower in-band phase noise, but they demand large capacitors and low-PN VCOs. • Advanced CMOS technologies with reduced supply voltage pose challenges for implementing low-jitter fractional-N PLLs with high power efficiency.
Sponsored Research Highlight

Abstract

Fractional-N phase-locked loops (PLLs) are widely deployed in high-speed communication systems to generate local oscillator (LO) or clock signals with precise frequency. To support sophisticated modulations for increasing the data rate, the PLL needs to generate low-jitter output. Since the output frequency of the fractional-N PLL is not an integer multiple of the reference clock frequency, the phase error seen by the phase detector (PD) contains not only a random part induced by the oscillator and loop noise, but also a deterministic part due to the fractional operation, which is referred to as the quantization error (Q-error). The Q-error has two side effects on the output jitter. Firstly, the Q-error will induce quantization noise in the PLL output. Although the energy of quantization noise can be shaped to high offset frequencies and suppressed by the low-pass characteristics of the loop with the aid of a delta-sigma modulator (DSM), it could still contribute a substantial portion of the output jitter if a moderate or large loop bandwidth is required to suppress the oscillator's phase noise (PN). Secondly, when the Q-error passes through a nonlinear PD, fractional spurs will be generated, and quantization noise at high offset frequencies will be folded into in-band, which also degrades the output jitter. These side effects could limit the jitter performance in fractional-N PLLs. In the following sections, recent techniques to minimize the side effects of Q-error that enable low-jitter fractional-N PLL with high power efficiency will be reviewed.

1. Introduction

Fractional-N phase-locked loops (PLLs) are widely deployed in high-speed communication systems to generate local oscillator (LO) or clock signals with precise frequency. To support sophisticated modulations for increasing the data rate, the PLL needs to generate low-jitter output. Since the output frequency of the fractional-N PLL is not an integer multiple of the reference clock frequency, the phase error seen by the phase detector (PD) contains not only a random part induced by the oscillator and loop noise, but also a deterministic part due to the fractional operation, which is referred to as the quantization error (Q-error).

The Q-error has two side effects on the output jitter. Firstly, the Q-error will induce quantization noise in the PLL output. Although the energy of quantization noise can be shaped to high offset frequencies and suppressed by the low-pass characteristics of the loop with the aid of a delta-sigma modulator (DSM), it could still contribute a substantial portion of the output jitter if a moderate or large loop bandwidth is required to suppress the oscillator's phase noise (PN). Secondly, when the Q-error passes through a nonlinear PD, fractional spurs will be generated, and quantization noise at high offset frequencies will be folded into in-band, which also degrades the output jitter. These side effects could limit the jitter performance in fractional-N PLLs. In the following sections, recent techniques to minimize the side effects of Q-error that enable low-jitter fractional-N PLL with high power efficiency will be reviewed.

SinoTechIntel Interactive Document Reader
Page 1–5 of Preview
100%
Download Full PDF

Loading authentic research manuscript (Pages 1–5)...

Sponsored Research Partner
Cite This Research Paper
Jun Yin, Haoran Li, Xiaoqi Lin, Rui P. Martins, Pui-In Mak (2025). Progress and trends of low-jitter fractional-N PLL. SinoTechIntel Verified Research. https://doi.org/10.1088/1674-4926/25040035
SinoTechIntel Academic & Legal Disclaimer

Research & Educational Purpose Only:The translations, structured abstracts, analytical annotations, and data reports provided by SinoTechIntel are intended exclusively for academic research, internal corporate R&D, and educational benchmarking. They do not constitute formal engineering, chemical safety, legal, or professional advice.

Copyright & Intellectual Property Notice: Original copyright of the underlying source articles and experimental data remains with the respective authors, institutions, and original publishing journals. SinoTechIntel claims intellectual property only over its proprietary translations, analytical syntheses, and AEO structured enhancements in accordance with international fair use and academic citation principles.

Frequently Asked Questions

What is the main challenge in fractional-N PLLs?

The main challenge is the quantization error (Q-error) caused by the fractional operation, which induces quantization noise and fractional spurs, degrading output jitter.

How does the Q-error affect output jitter?

The Q-error induces quantization noise that can contribute to output jitter, and when passing through a nonlinear phase detector, it generates fractional spurs and folds high-frequency noise into the in-band, further degrading jitter.

What techniques are used to reduce Q-error effects?

Techniques include using an offset PFD-CP to avoid crossover nonlinearity, employing enhanced delta-sigma modulators (ENOP) to reduce fractional spurs, and optimizing loop bandwidth and charge pump current to filter quantization noise.

Why is a small loop bandwidth required in some designs?

A small loop bandwidth is required to filter the quantization noise from the delta-sigma modulator, but it demands a very low phase noise VCO to avoid dominating jitter, often leading to large power consumption.

What are the trade-offs in low-jitter fractional-N PLL design?

Trade-offs include between loop bandwidth and quantization noise filtering, between charge pump current and in-band phase noise, and between VCO phase noise and power consumption, especially in advanced CMOS with reduced supply voltage.

Recommended Scientific Literature & Research Partners

Related Technical Papers & Translations

Research Paper
A Novel Approach for Enhanced Brain Tumor Segmentation Using Multimodal MRI and Deep Learning

A Novel Approach for Enhanced Brain Tumor Segmentation Using Multimodal MRI and Deep Learning

Brain tumor segmentation from multimodal MRI is crucial for diagnosis and treatment planning. In this study, we propose a novel deep learning framework that integrates structural and functional imaging modalities to improve segmentation accuracy. Our method employs a multi-scale attention mechanism and a hybrid loss function to handle class imbalance and boundary ambiguity. Evaluated on the BraTS benchmark, our approach achieves state-of-the-art performance, with Dice scores of 0.91, 0.87, and 0.84 for whole tumor, core, and enhancing tumor, respectively. Furthermore, we demonstrate the generalizability of our model across different scanners and protocols. Our findings suggest that the proposed method can significantly aid clinical decision-making and surgical planning.

Read Abstract & PDF
Research Paper
Investigation of coupled acoustic and electrical responses and early warning approaches during re-loading of damaged coal

Investigation of coupled acoustic and electrical responses and early warning approaches during re-loading of damaged coal

Initial damage from engineering disturbances in deep coal mining degrades mechanical properties and heightens dynamic-hazard risks, challenging conventional monitoring. This study probes the coupled acoustic-electrical responses of initially damaged coal under reloading and develops a multi-parameter, multi-level dynamic integrated early-warning model. Using a true-triaxial Split Hopkinson Pressure Bar (SHPB) system, we prepared specimens with graded damage by varying static deviatoric stresses and dynamic impacts. Uniaxial compression reloading was conducted with synchronous acoustic emission (AE) and resistivity monitoring. Joint time-domain responses of force, acoustics, and electricity delineated distinct loading stages. Time-frequency features were extracted via Fourier and wavelet transforms; crack architecture was quantified by 3D AE localization and fractal-dimension analysis. Initial damage markedly reduced load-bearing capacity. Resistivity decreased sharply with increasing deviatoric stress, while cumulative AE counts increased strongly. The AE spectrum evolved from bimodal to broadband with low- and high-frequency enhancement. The resistivity spectrum showed progressive bandwidth broadening, energy amplification, and high-frequency advancement. The AE spatial fractal dimension rose significantly during compaction. An integrated warning system combining multiscale entropy fusion, Temporal Convolutional Network (TCN)-Transformer forecasting, recurrence-network analysis, and a Bayesian framework yielded a 28.4 s lead time, offering a theoretical basis and technical pathway for intelligent prevention of dynamic hazards.

Read Abstract & PDF
Research Paper
Influence of aggregate particle size on fracture behavior and energy evolution of cemented rockfill in the post-peak stage

Influence of aggregate particle size on fracture behavior and energy evolution of cemented rockfill in the post-peak stage

Cemented rockfill (CRF) combines structural support with sustainable reuse of coal-derived solid waste. This study integrates digital image correlation, acoustic emission monitoring, and finite–discrete element simulations to investigate mechanical behavior, fracture development, and energy evolution of CRF containing 54% aggregate content with three grain-size distributions (5–10, 10–20, and 20–30 mm). Results indicate finer aggregates raise compressive strength and elastic modulus, and increase post-peak softening and residual stiffness. Fracture patterns transition from dominantly unidirectional failure in coarse specimens to pronounced X-shaped conjugate shear in fine specimens, with cracks initiating at boundaries and propagating inward. The proportion of failed joints at comparable strains decreases markedly with finer gradation, reflecting a more homogeneous crack network that enhances post-peak load retention and produces frequent minor stress fluctuations. Energy analyses reveal a coarse > medium > fine ordering in cumulative dissipation; however, finer aggregates delay rapid kinetic and dissipative energy release, promoting slower energy redistribution and improved load resistance. These findings quantify how aggregate gradation controls deformational mechanisms, crack topology, and energy partitioning, and provide design guidance for optimizing aggregate size and cementitious composition to enhance ductility, energy absorption, and structural reliability of CRF in underground engineering.

Read Abstract & PDF