SinoTechIntel Academic Portal
Official PDF TranslationAcademic Research Journal

High-precision ADC design techniques in ISSCC 2025

Authors: Bingrui Li; Zongnan Wang; Xiyuan Tang

DOI: 10.1088/1674-4926/25050012Status: Verified Translated Edition
Sponsored AdvertisementAd Placement Area
reCAPTCHA Bot Shield Active

Preparing Secure Academic Download

Verifying human reader & generating high-resolution document...

Verifying Document Integrity15s remaining
← Back to Article
Protected by Google reCAPTCHA v3.PrivacyTerms
Sponsored ContentAdSense In-Feed Ad Slot

Key Findings in This Report

• Floating charge-transfer amplifier topology improves PSRR and common-mode rejection, achieving ±2.7% gain variation over PVT without trimming. • Hybrid mismatch shaping (DWA+MES) and system-level chopping enable a 120 dB SNDR, 189 dB FoMs NS-SAR ADC. • Cross-stage gain-mismatch-error-shaping technique achieves calibration-free NS pipelined-SAR ADC with 93.3 dB SNDR and 180.4 dB FoMs. • Pre-comparison during sampling solves MES saturation, enhancing robustness of high-precision ADCs.