SinoTechIntel Academic Portal
Open AccessDOI: 10.1088/1674-4926/25060030Original Research

Effects of cell topology and JFET width on depletion layer of SiC MOSFET

Bofeng Zheng¹,Houcai Luo¹,Huan Wu¹,Jingping Zhang¹,Xianping Chen¹

Key Laboratory of Optoelectronic Technology & Systems, Chongqing University, Chongqing 400044, China

Read Executive PreviewQuick FAQ
Published In
Academic Research Journal
Published:January 15, 2025Edition:Vol. 32, Issue 6 • pp. 100-112Citation:Bofeng Zheng et al. (2025), Academic Research Journal
Impact FactorPeer-Reviewed Core
Sponsored Research Partner

Key Takeaways & Executive Findings

  • • An innovative detection method for the depletion layer in the JFET region of SiC MOSFETs is proposed for the first time. • The influence of JFET width on the gate voltage (Vg) and gate oxide capacitance (Cg) is systematically analyzed for hexagonal and linear cell topologies. • The robustness of different cell topologies and JFET widths is evaluated through high temperature gate reverse bias (HTGB−) reliability tests. • The study provides insights into optimizing cell topology and JFET width to enhance device reliability by reducing gate oxide electric field.
Sponsored Research Highlight

Abstract

High gate oxide electric field, which can lead to device failure, is a common issue in SiC MOSFETs. To mitigate this issue and ensure high device reliability, an electric field shielding layer (also called depletion layer) in JFET region is always used to reduce the gate oxide electric filed strength (Eox,max). However, there is still a lack of a detection methods to characterize the changes in the depletion layer of the JFET region. In this paper, a type of 1200 V 4H-SiC MOSFET with different JFET widths and cell topologies is designed and fabricated, and an innovative detection method for the depletion layer of JFET region is proposed for the first time. This method is adopted to focus on discussing the influence of the depletion layer formed by different JFET widths on Vg, and the changes in the gate oxide capacitance Cg of hexagonal cells and linear cells during the formation of the JFET depletion layer are studied. Finally, the robustness of different cell topologies and JFET widths is determined by the depletion voltage drift in the high temperature gate reverse bias tests (HTGB−) reliability test.

1. Introduction

In recent years, with the wide application of power electronic systems in photovoltaic, new energy vehicles, smart grid and other fields, the market demand for high temperature, high frequency, and high voltage devices has been increasing[1−4]. Compared with traditional silicon-based power devices, silicon carbide (SiC) power devices have the characteristics of wider band gap, high saturated electron drift speed, high breakdown field strength, and high thermal conductivity, etc.[5−8]. These characteristics determine the advantages of SiC MOSFET with low on-resistance, high power density and high temperature resistance, and become one of the most promising devices[9, 10].

However, during the manufacturing process of SiC MOSFET devices, due to process fluctuations and the 4H-SiC materials itself, the electric parameters of the devices will fluctuate to varying degrees. And some interface states will also occur more or less at the gate oxide interface, resulting in reduced robustness and poorer reliability in the mass-produced 4H-SiC MOSFET[11−13]. Especially, when the SiC MOSFET is turned off at Vgs = −5 V for a period of time, the existence of the interface charge at the gate oxide will change the potential boundary conditions on the semiconductor surface, thereby affecting the formation of the entire depletion layer. As one of the core regions of the PN junction, the depletion layer can effectively modulate the electric field distribution within the device, suppress the peak electric field at critical positions.

SinoTechIntel Interactive Document Reader
Page 1–5 of Preview
100%
Download Full PDF

Loading authentic research manuscript (Pages 1–5)...

Sponsored Research Partner
Cite This Research Paper
Bofeng Zheng, Houcai Luo, Huan Wu, Jingping Zhang, Xianping Chen (2025). Effects of cell topology and JFET width on depletion layer of SiC MOSFET. SinoTechIntel Verified Research. https://doi.org/10.1088/1674-4926/25060030
SinoTechIntel Academic & Legal Disclaimer

Research & Educational Purpose Only:The translations, structured abstracts, analytical annotations, and data reports provided by SinoTechIntel are intended exclusively for academic research, internal corporate R&D, and educational benchmarking. They do not constitute formal engineering, chemical safety, legal, or professional advice.

Copyright & Intellectual Property Notice: Original copyright of the underlying source articles and experimental data remains with the respective authors, institutions, and original publishing journals. SinoTechIntel claims intellectual property only over its proprietary translations, analytical syntheses, and AEO structured enhancements in accordance with international fair use and academic citation principles.

Frequently Asked Questions

What is the main challenge addressed in this paper?

The main challenge is the high gate oxide electric field in SiC MOSFETs, which can lead to device failure. The paper proposes a detection method for the depletion layer in the JFET region to mitigate this issue.

What is the innovative method proposed in this study?

The paper proposes an innovative detection method for the depletion layer in the JFET region of SiC MOSFETs, which is used to study the influence of JFET width and cell topology on gate voltage and gate oxide capacitance.

How does JFET width affect the device performance?

The study shows that different JFET widths influence the formation of the depletion layer, which in turn affects the gate voltage (Vg) and gate oxide capacitance (Cg). This impacts the electric field distribution and device reliability.

What are the key findings regarding cell topologies?

The paper compares hexagonal and linear cell topologies, analyzing changes in gate oxide capacitance during depletion layer formation. The robustness of these topologies is evaluated through HTGB− reliability tests.

What is the significance of the HTGB− reliability test in this study?

The HTGB− (high temperature gate reverse bias) test is used to determine the robustness of different cell topologies and JFET widths by measuring depletion voltage drift, providing insights into long-term reliability.

Recommended Scientific Literature & Research Partners

Related Technical Papers & Translations

Research Paper
A Novel Approach for Enhanced Brain Tumor Segmentation Using Multimodal MRI and Deep Learning

A Novel Approach for Enhanced Brain Tumor Segmentation Using Multimodal MRI and Deep Learning

Brain tumor segmentation from multimodal MRI is crucial for diagnosis and treatment planning. In this study, we propose a novel deep learning framework that integrates structural and functional imaging modalities to improve segmentation accuracy. Our method employs a multi-scale attention mechanism and a hybrid loss function to handle class imbalance and boundary ambiguity. Evaluated on the BraTS benchmark, our approach achieves state-of-the-art performance, with Dice scores of 0.91, 0.87, and 0.84 for whole tumor, core, and enhancing tumor, respectively. Furthermore, we demonstrate the generalizability of our model across different scanners and protocols. Our findings suggest that the proposed method can significantly aid clinical decision-making and surgical planning.

Read Abstract & PDF
Research Paper
Investigation of coupled acoustic and electrical responses and early warning approaches during re-loading of damaged coal

Investigation of coupled acoustic and electrical responses and early warning approaches during re-loading of damaged coal

Initial damage from engineering disturbances in deep coal mining degrades mechanical properties and heightens dynamic-hazard risks, challenging conventional monitoring. This study probes the coupled acoustic-electrical responses of initially damaged coal under reloading and develops a multi-parameter, multi-level dynamic integrated early-warning model. Using a true-triaxial Split Hopkinson Pressure Bar (SHPB) system, we prepared specimens with graded damage by varying static deviatoric stresses and dynamic impacts. Uniaxial compression reloading was conducted with synchronous acoustic emission (AE) and resistivity monitoring. Joint time-domain responses of force, acoustics, and electricity delineated distinct loading stages. Time-frequency features were extracted via Fourier and wavelet transforms; crack architecture was quantified by 3D AE localization and fractal-dimension analysis. Initial damage markedly reduced load-bearing capacity. Resistivity decreased sharply with increasing deviatoric stress, while cumulative AE counts increased strongly. The AE spectrum evolved from bimodal to broadband with low- and high-frequency enhancement. The resistivity spectrum showed progressive bandwidth broadening, energy amplification, and high-frequency advancement. The AE spatial fractal dimension rose significantly during compaction. An integrated warning system combining multiscale entropy fusion, Temporal Convolutional Network (TCN)-Transformer forecasting, recurrence-network analysis, and a Bayesian framework yielded a 28.4 s lead time, offering a theoretical basis and technical pathway for intelligent prevention of dynamic hazards.

Read Abstract & PDF
Research Paper
Influence of aggregate particle size on fracture behavior and energy evolution of cemented rockfill in the post-peak stage

Influence of aggregate particle size on fracture behavior and energy evolution of cemented rockfill in the post-peak stage

Cemented rockfill (CRF) combines structural support with sustainable reuse of coal-derived solid waste. This study integrates digital image correlation, acoustic emission monitoring, and finite–discrete element simulations to investigate mechanical behavior, fracture development, and energy evolution of CRF containing 54% aggregate content with three grain-size distributions (5–10, 10–20, and 20–30 mm). Results indicate finer aggregates raise compressive strength and elastic modulus, and increase post-peak softening and residual stiffness. Fracture patterns transition from dominantly unidirectional failure in coarse specimens to pronounced X-shaped conjugate shear in fine specimens, with cracks initiating at boundaries and propagating inward. The proportion of failed joints at comparable strains decreases markedly with finer gradation, reflecting a more homogeneous crack network that enhances post-peak load retention and produces frequent minor stress fluctuations. Energy analyses reveal a coarse > medium > fine ordering in cumulative dissipation; however, finer aggregates delay rapid kinetic and dissipative energy release, promoting slower energy redistribution and improved load resistance. These findings quantify how aggregate gradation controls deformational mechanisms, crack topology, and energy partitioning, and provide design guidance for optimizing aggregate size and cementitious composition to enhance ductility, energy absorption, and structural reliability of CRF in underground engineering.

Read Abstract & PDF