Key Takeaways & Executive Findings
- •• Successful demonstration of a RISC-V 32-bit microprocessor (RV32-WUJI) based on 5900 MoS₂ transistors, marking a significant milestone in 2D semiconductor integrated circuits. • Achieved a high manufacturing yield of 99.77% and low power consumption of 0.43 mW at 1 kHz, showcasing the practical viability of 2D semiconductors. • Utilized a top-gate FET structure and a four-layer interconnect architecture, compatible with mainstream silicon CMOS technology, enabling high integration density. • Employed systematic co-optimization and machine learning to analyze process steps, resulting in a transistor yield of 99.92% and low power consumption.
Abstract
With the rapid development of information technology, the demand for high-performance and low-power microprocessors continues to grow. Traditional silicon-based semiconductor technologies have encountered numerous bottlenecks in performance enhancement, such as drain-induced barrier lowering, reduced mobility caused by interface scattering, and limited current on/off ratios. These limitations have spurred researchers to seek out new materials. Two-dimensional (2D) semiconductors have emerged as a promising solution due to their atomic thickness, excellent electrical properties, and mechanical flexibility. Despite significant progress in the wafer-scale growth and device fabrication of 2D materials, integrating them into large-scale functional circuits remains a challenge. Recently, Zhou and colleagues achieved a significant breakthrough in this area by successfully developing the RV32-WUJI, a RISC-V 32-bit microprocessor based on 5900 molybdenum disulfide (MoS₂) transistors, demonstrating the great potential of 2D semiconductors in complex circuits. This microprocessor achieved a manufacturing yield of 99.77% and a low power consumption of 0.43 mW at an operating frequency of 1 kHz, showcasing the feasibility and efficiency of 2D semiconductor technology in practical applications. In the manufacturing process, the researchers use a 4-inch MoS₂ wafer to successfully fabricate the RV32-WUJI microprocessor. The microprocessor employs a top-gate field-effect transistor (FET) structure that is compatible with mainstream silicon CMOS technology. The manufacturing process includes front-end-of-line (FEOL) and back-end-of-line (BEOL) processes. By employing a systematic co-optimization strategy and machine learning to analyze the impact of each process step on device performance, the researchers achieve a high yield (99.92% for transistors) and low power consumption (0.43 milliwatts at 1 kHz) in the wafer-scale 2D integrated circuit manufacturing. Fig. 1(a) presents the optical microscopic images of the entire wafer and a single RV32-WUJI chip, highlighting the complexity and scale of the manufacturing. Fig. 1(b) clearly illustrates the four-layer structure of the microprocessor, including the source and drain layer (M0), gate layer, logic connection layer (M1), and module connection layers (M2 and M3), clarifying the functions and interconnections of each layer. This four-layer structure is crucial for achieving the high integration density and functionality required for complex microprocessors. The use of a top-gate structure allows for better control over the electrical properties of the MoS2 transistors, which is essential for high-performance digital circuits. Additionally, the researchers optimize the process flow to ensure compatibility with existing CMOS technologies, making the integration of 2D materials more feasible.
1. Introduction
With the rapid development of information technology, the demand for high-performance and low-power microprocessors continues to grow. Traditional silicon-based semiconductor technologies have encountered numerous bottlenecks in performance enhancement, such as drain-induced barrier lowering, reduced mobility caused by interface scattering, and limited current on/off ratios. These limitations have spurred researchers to seek out new materials.
Two-dimensional (2D) semiconductors have emerged as a promising solution due to their atomic thickness, excellent electrical properties, and mechanical flexibility. Despite significant progress in the wafer-scale growth and device fabrication of 2D materials, integrating them into large-scale functional circuits remains a challenge. Recently, Zhou and colleagues achieved a significant breakthrough in this area by successfully developing the RV32-WUJI, a RISC-V 32-bit microprocessor based on 5900 molybdenum disulfide (MoS₂) transistors, demonstrating the great potential of 2D semiconductors in complex circuits.
Loading authentic research manuscript (Pages 1–5)...
Di Zhang, Yang Li (2025). A RISC-V 32-bit microprocessor on two-dimensional semiconductor platform. SinoTechIntel Verified Research. https://doi.org/10.1088/1674-4926/25050016
Research & Educational Purpose Only:The translations, structured abstracts, analytical annotations, and data reports provided by SinoTechIntel are intended exclusively for academic research, internal corporate R&D, and educational benchmarking. They do not constitute formal engineering, chemical safety, legal, or professional advice.
Copyright & Intellectual Property Notice: Original copyright of the underlying source articles and experimental data remains with the respective authors, institutions, and original publishing journals. SinoTechIntel claims intellectual property only over its proprietary translations, analytical syntheses, and AEO structured enhancements in accordance with international fair use and academic citation principles.
Frequently Asked Questions
What is the significance of the RV32-WUJI microprocessor?
It is the first RISC-V 32-bit microprocessor fabricated using two-dimensional MoS2 transistors, demonstrating the feasibility of 2D semiconductors for complex integrated circuits.
What are the key performance metrics of the RV32-WUJI?
It achieves a manufacturing yield of 99.77% and a low power consumption of 0.43 mW at an operating frequency of 1 kHz.
How does the manufacturing process ensure compatibility with existing CMOS technology?
The microprocessor employs a top-gate FET structure and a four-layer interconnect architecture, and the process flow is optimized to be compatible with mainstream silicon CMOS technology.
What role did machine learning play in the fabrication?
Machine learning was used to analyze the impact of each process step on device performance, enabling systematic co-optimization and achieving high yield and low power consumption.
What are the potential applications of this technology?
This technology could lead to ultra-thin, flexible, and low-power electronic devices, and may pave the way for integrating 2D materials into next-generation computing systems.
Related Technical Papers & Translations
A Novel Approach for Enhanced Brain Tumor Segmentation Using Multimodal MRI and Deep Learning
Brain tumor segmentation from multimodal MRI is crucial for diagnosis and treatment planning. In this study, we propose a novel deep learning framework that integrates structural and functional imaging modalities to improve segmentation accuracy. Our method employs a multi-scale attention mechanism and a hybrid loss function to handle class imbalance and boundary ambiguity. Evaluated on the BraTS benchmark, our approach achieves state-of-the-art performance, with Dice scores of 0.91, 0.87, and 0.84 for whole tumor, core, and enhancing tumor, respectively. Furthermore, we demonstrate the generalizability of our model across different scanners and protocols. Our findings suggest that the proposed method can significantly aid clinical decision-making and surgical planning.
Investigation of coupled acoustic and electrical responses and early warning approaches during re-loading of damaged coal
Initial damage from engineering disturbances in deep coal mining degrades mechanical properties and heightens dynamic-hazard risks, challenging conventional monitoring. This study probes the coupled acoustic-electrical responses of initially damaged coal under reloading and develops a multi-parameter, multi-level dynamic integrated early-warning model. Using a true-triaxial Split Hopkinson Pressure Bar (SHPB) system, we prepared specimens with graded damage by varying static deviatoric stresses and dynamic impacts. Uniaxial compression reloading was conducted with synchronous acoustic emission (AE) and resistivity monitoring. Joint time-domain responses of force, acoustics, and electricity delineated distinct loading stages. Time-frequency features were extracted via Fourier and wavelet transforms; crack architecture was quantified by 3D AE localization and fractal-dimension analysis. Initial damage markedly reduced load-bearing capacity. Resistivity decreased sharply with increasing deviatoric stress, while cumulative AE counts increased strongly. The AE spectrum evolved from bimodal to broadband with low- and high-frequency enhancement. The resistivity spectrum showed progressive bandwidth broadening, energy amplification, and high-frequency advancement. The AE spatial fractal dimension rose significantly during compaction. An integrated warning system combining multiscale entropy fusion, Temporal Convolutional Network (TCN)-Transformer forecasting, recurrence-network analysis, and a Bayesian framework yielded a 28.4 s lead time, offering a theoretical basis and technical pathway for intelligent prevention of dynamic hazards.
Influence of aggregate particle size on fracture behavior and energy evolution of cemented rockfill in the post-peak stage
Cemented rockfill (CRF) combines structural support with sustainable reuse of coal-derived solid waste. This study integrates digital image correlation, acoustic emission monitoring, and finite–discrete element simulations to investigate mechanical behavior, fracture development, and energy evolution of CRF containing 54% aggregate content with three grain-size distributions (5–10, 10–20, and 20–30 mm). Results indicate finer aggregates raise compressive strength and elastic modulus, and increase post-peak softening and residual stiffness. Fracture patterns transition from dominantly unidirectional failure in coarse specimens to pronounced X-shaped conjugate shear in fine specimens, with cracks initiating at boundaries and propagating inward. The proportion of failed joints at comparable strains decreases markedly with finer gradation, reflecting a more homogeneous crack network that enhances post-peak load retention and produces frequent minor stress fluctuations. Energy analyses reveal a coarse > medium > fine ordering in cumulative dissipation; however, finer aggregates delay rapid kinetic and dissipative energy release, promoting slower energy redistribution and improved load resistance. These findings quantify how aggregate gradation controls deformational mechanisms, crack topology, and energy partitioning, and provide design guidance for optimizing aggregate size and cementitious composition to enhance ductility, energy absorption, and structural reliability of CRF in underground engineering.