SinoTechIntel Academic Portal
Open AccessDOI: 10.1088/1674-4926/25010028Original Research

A battery-free wireless temperature sensing chipset implemented by 55 and 65 nm CMOS process

Jiayi Wang¹,Haoyang Li¹,Weixiao Wang¹,Tianying Fang¹,Jiaqing Li¹,Yuxuan Luo¹,Bo Zhao¹

College of Integrated Circuits, Zhejiang University, Hangzhou 310058, China

Read Executive PreviewQuick FAQ
Published In
Academic Research Journal
Published:January 15, 2025Edition:Vol. 32, Issue 1 • pp. 100-112Citation:Jiayi Wang et al. (2025), Academic Research Journal
Impact FactorPeer-Reviewed Core
Sponsored Research Partner

Key Takeaways & Executive Findings

  • • A battery-free wireless temperature sensing chipset is implemented in 55 nm and 65 nm CMOS processes, enabling continuous monitoring in food production. • A calibrated oscillator-based CMOS temperature sensor replaces ADC-based circuits, achieving high precision with ultra-low power consumption. • The sensor chip harvests power from a remote reader via wireless power transfer, eliminating the need for batteries. • Experimental results demonstrate a temperature measurement error of ±1.6 °C from 25 to 50 °C with battery-free readout.
Sponsored Research Highlight

Abstract

In the applications such as food production, the environmental temperature should be measured continuously during the entire process, which requires an ultra-low-power temperature sensor for long-termly monitoring. Conventional temperature sensors trade the measurement accuracy with power consumption. In this work, we present a battery-free wireless temperature sensing chip for long-termly monitoring during food production. A calibrated oscillator-based CMOS temperature sensor is proposed instead of the ADC-based power-hungry circuits in conventional works. In addition, the sensor chip can harvest the power transferred by a remote reader to eliminate the use of battery. Meanwhile, the system conducts wireless bidirectional communication between the sensor chip and reader. In this way, the temperature sensor can realize both a high precision and battery-free operation. The temperature sensing chip is fabricated in 55 nm CMOS process, and the reader chip is implemented in 65 nm CMOS technology. Experimental results show that the temperature measurement error achieves ±1.6 °C from 25 to 50 °C, with battery-free readout by a remote reader.

1. Introduction

Environmental temperature monitoring during food production helps to ensure food safety and quality[1, 2]. Recently, wireless temperature sensing systems are envisaged to play an important part in monitoring the temperature of food production which is required to be carried out in the sealed containers. For example, the optimal brewing temperature of wine and vinegar is 25 to 30 °C and 30 to 35 °C, respectively[3]. Although embedded temperature sensing chips are widely adopted for precision control in such scenarios, conventional battery-powered temperature sensing chips[4, 5] may encounter challenges such as inconvenient battery replacement and increased costs associated with waterproofing requirements. Therefore, the study and design of battery-free wireless temperature sensing chip has becoming a prevailing trend. For such a battery-free temperature sensing system, the main design challenge is to achieve long-term operation while ensuring high-precision temperature measurement.

Wireless power transfer (WPT) offers a potential way to eliminate the battery, while the temperature sensor should be designed with ultra-low power[6, 7]. For example, Refs. [8, 9] used a battery-free temperature sensor based on WPT to measure temperature. With a remote powering source, the energy harvester can only provide power in a microwatt level[10, 11], so it’s necessary to cut down the power consumption of temperature sensing circuits.

SinoTechIntel Interactive Document Reader
Page 1–5 of Preview
100%
Download Full PDF

Loading authentic research manuscript (Pages 1–5)...

Sponsored Research Partner
Cite This Research Paper
Jiayi Wang, Haoyang Li, Weixiao Wang, Tianying Fang, Jiaqing Li, Yuxuan Luo, Bo Zhao (2025). A battery-free wireless temperature sensing chipset implemented by 55 and 65 nm CMOS process. SinoTechIntel Verified Research. https://doi.org/10.1088/1674-4926/25010028
SinoTechIntel Academic & Legal Disclaimer

Research & Educational Purpose Only:The translations, structured abstracts, analytical annotations, and data reports provided by SinoTechIntel are intended exclusively for academic research, internal corporate R&D, and educational benchmarking. They do not constitute formal engineering, chemical safety, legal, or professional advice.

Copyright & Intellectual Property Notice: Original copyright of the underlying source articles and experimental data remains with the respective authors, institutions, and original publishing journals. SinoTechIntel claims intellectual property only over its proprietary translations, analytical syntheses, and AEO structured enhancements in accordance with international fair use and academic citation principles.

Frequently Asked Questions

What is the main advantage of the proposed temperature sensing chipset?

The chipset is battery-free, harvesting power wirelessly from a remote reader, and achieves high precision with low power consumption, making it suitable for long-term monitoring in food production.

How does the temperature sensor achieve high precision without ADC?

It uses a calibrated oscillator-based CMOS temperature sensor, which reduces power consumption compared to ADC-based designs while maintaining accuracy.

What are the fabrication technologies used for the sensor and reader chips?

The sensor chip is fabricated in 55 nm CMOS process, and the reader chip is implemented in 65 nm CMOS technology.

What is the measurement error and temperature range of the sensor?

The temperature measurement error is ±1.6 °C over a range of 25 to 50 °C.

What applications is this temperature sensing chipset designed for?

It is designed for continuous environmental temperature monitoring during food production, such as in sealed containers for brewing wine and vinegar.

Recommended Scientific Literature & Research Partners

Related Technical Papers & Translations

Research Paper
A Novel Approach for Enhanced Brain Tumor Segmentation Using Multimodal MRI and Deep Learning

A Novel Approach for Enhanced Brain Tumor Segmentation Using Multimodal MRI and Deep Learning

Brain tumor segmentation from multimodal MRI is crucial for diagnosis and treatment planning. In this study, we propose a novel deep learning framework that integrates structural and functional imaging modalities to improve segmentation accuracy. Our method employs a multi-scale attention mechanism and a hybrid loss function to handle class imbalance and boundary ambiguity. Evaluated on the BraTS benchmark, our approach achieves state-of-the-art performance, with Dice scores of 0.91, 0.87, and 0.84 for whole tumor, core, and enhancing tumor, respectively. Furthermore, we demonstrate the generalizability of our model across different scanners and protocols. Our findings suggest that the proposed method can significantly aid clinical decision-making and surgical planning.

Read Abstract & PDF
Research Paper
Investigation of coupled acoustic and electrical responses and early warning approaches during re-loading of damaged coal

Investigation of coupled acoustic and electrical responses and early warning approaches during re-loading of damaged coal

Initial damage from engineering disturbances in deep coal mining degrades mechanical properties and heightens dynamic-hazard risks, challenging conventional monitoring. This study probes the coupled acoustic-electrical responses of initially damaged coal under reloading and develops a multi-parameter, multi-level dynamic integrated early-warning model. Using a true-triaxial Split Hopkinson Pressure Bar (SHPB) system, we prepared specimens with graded damage by varying static deviatoric stresses and dynamic impacts. Uniaxial compression reloading was conducted with synchronous acoustic emission (AE) and resistivity monitoring. Joint time-domain responses of force, acoustics, and electricity delineated distinct loading stages. Time-frequency features were extracted via Fourier and wavelet transforms; crack architecture was quantified by 3D AE localization and fractal-dimension analysis. Initial damage markedly reduced load-bearing capacity. Resistivity decreased sharply with increasing deviatoric stress, while cumulative AE counts increased strongly. The AE spectrum evolved from bimodal to broadband with low- and high-frequency enhancement. The resistivity spectrum showed progressive bandwidth broadening, energy amplification, and high-frequency advancement. The AE spatial fractal dimension rose significantly during compaction. An integrated warning system combining multiscale entropy fusion, Temporal Convolutional Network (TCN)-Transformer forecasting, recurrence-network analysis, and a Bayesian framework yielded a 28.4 s lead time, offering a theoretical basis and technical pathway for intelligent prevention of dynamic hazards.

Read Abstract & PDF
Research Paper
Influence of aggregate particle size on fracture behavior and energy evolution of cemented rockfill in the post-peak stage

Influence of aggregate particle size on fracture behavior and energy evolution of cemented rockfill in the post-peak stage

Cemented rockfill (CRF) combines structural support with sustainable reuse of coal-derived solid waste. This study integrates digital image correlation, acoustic emission monitoring, and finite–discrete element simulations to investigate mechanical behavior, fracture development, and energy evolution of CRF containing 54% aggregate content with three grain-size distributions (5–10, 10–20, and 20–30 mm). Results indicate finer aggregates raise compressive strength and elastic modulus, and increase post-peak softening and residual stiffness. Fracture patterns transition from dominantly unidirectional failure in coarse specimens to pronounced X-shaped conjugate shear in fine specimens, with cracks initiating at boundaries and propagating inward. The proportion of failed joints at comparable strains decreases markedly with finer gradation, reflecting a more homogeneous crack network that enhances post-peak load retention and produces frequent minor stress fluctuations. Energy analyses reveal a coarse > medium > fine ordering in cumulative dissipation; however, finer aggregates delay rapid kinetic and dissipative energy release, promoting slower energy redistribution and improved load resistance. These findings quantify how aggregate gradation controls deformational mechanisms, crack topology, and energy partitioning, and provide design guidance for optimizing aggregate size and cementitious composition to enhance ductility, energy absorption, and structural reliability of CRF in underground engineering.

Read Abstract & PDF